JPH0120536B2 - - Google Patents
Info
- Publication number
- JPH0120536B2 JPH0120536B2 JP53156118A JP15611878A JPH0120536B2 JP H0120536 B2 JPH0120536 B2 JP H0120536B2 JP 53156118 A JP53156118 A JP 53156118A JP 15611878 A JP15611878 A JP 15611878A JP H0120536 B2 JPH0120536 B2 JP H0120536B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- column
- cell
- inter
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15611878A JPS5582448A (en) | 1978-12-15 | 1978-12-15 | Master slice semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15611878A JPS5582448A (en) | 1978-12-15 | 1978-12-15 | Master slice semiconductor integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5582448A JPS5582448A (en) | 1980-06-21 |
JPH0120536B2 true JPH0120536B2 (en]) | 1989-04-17 |
Family
ID=15620703
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15611878A Granted JPS5582448A (en) | 1978-12-15 | 1978-12-15 | Master slice semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5582448A (en]) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5843905B2 (ja) * | 1979-07-31 | 1983-09-29 | 富士通株式会社 | 半導体集積回路の製造方法 |
JPS57186348A (en) * | 1981-05-11 | 1982-11-16 | Ricoh Co Ltd | Master sliced large-scale integrated circuit |
JPS5858741A (ja) * | 1981-10-05 | 1983-04-07 | Nec Corp | 集積回路装置 |
JPS5866343A (ja) * | 1981-10-16 | 1983-04-20 | Hitachi Ltd | 半導体集積回路装置 |
JPS5874052A (ja) * | 1981-10-29 | 1983-05-04 | Nec Corp | マスタ−スライス半導体集積回路装置 |
JPS594138A (ja) * | 1982-06-30 | 1984-01-10 | Nec Corp | マスタスライス集積回路装置 |
US4511914A (en) * | 1982-07-01 | 1985-04-16 | Motorola, Inc. | Power bus routing for providing noise isolation in gate arrays |
US4737836A (en) * | 1983-12-30 | 1988-04-12 | International Business Machines Corporation | VLSI integrated circuit having parallel bonding areas |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50134385A (en]) * | 1974-04-09 | 1975-10-24 |
-
1978
- 1978-12-15 JP JP15611878A patent/JPS5582448A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5582448A (en) | 1980-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100433025B1 (ko) | 반도체장치,반도체집적회로장치,플립플롭회로,배타적논리합회로,멀티플렉서및가산기 | |
US6271548B1 (en) | Master slice LSI and layout method for the same | |
JPH0520910B2 (en]) | ||
JPS6114734A (ja) | 半導体集積回路装置及びその製造方法 | |
EP0074825B2 (en) | Manufacture of integrated circuits by masterslice methods | |
JPH0516188B2 (en]) | ||
JPS6361778B2 (en]) | ||
EP0127100B1 (en) | Semiconductor integrated circuit device | |
JPH0434309B2 (en]) | ||
JPH0480538B2 (en]) | ||
JPH0120536B2 (en]) | ||
JP3289999B2 (ja) | 半導体集積回路 | |
JPH0252428B2 (en]) | ||
JPS6210023B2 (en]) | ||
JPH0258871A (ja) | ボーダーレスマスタスライス半導体装置 | |
JPH0434307B2 (en]) | ||
JPH0371789B2 (en]) | ||
JP3268690B2 (ja) | 半導体集積回路装置 | |
JPH0542823B2 (en]) | ||
US20030049891A1 (en) | Utilization of MACRO power routing area for buffer insertion | |
JP2693920B2 (ja) | 半導体集積回路装置 | |
JPS635902B2 (en]) | ||
JPH0329187B2 (en]) | ||
JPS61225845A (ja) | 半導体装置 | |
JPS61294833A (ja) | 半導体集積回路 |